This paper presents an accumulator-based digital-to-frequency (DFC) converter employing redundant signed binary addition (RSBA). RSBA is advantageous in that no carry propagation occurs resulting in constant delay regardless of operand word size. Utilizing RSBA in the proposed DFC resolves the performance bottleneck in the DFC's conventional implementation and achieves extremely high frequency resolution. In addition, a new RSBA-based 8:1 Multiplexer is introduced for a complete RSBA implementation of the DFC. Experimental results show an increase of more than 3.5 times in the speed of the accumulator compared to the conventional implementation regardless of bit size of the adder.
becomes the bottleneck of the FA-DFC because the higher the frequency resolution, the larger the adder/accumulator is required and hence an increased propagation delay results in the adder circuit due to carry propagation.
We employ RSBA to overcome such a performance bottleneck because no carry propagation occurs in RSBA, which yields constant delay regardless of operand word size. In conventional binary addition circuits using the digit set {0, 1}, there have been many published methods of reducing the delay of large adders by manipulating the way a carry-ripple is propagated and minimizing its occurrence as described in [5, 6, 7] . One can conjecture that minimizing/eliminating the carry-ripple digit propagation would also in fact minimize/eliminate the respective contributing delay, resulting in faster adders. As discussed in [4] , redundant signed digit number systems can be used to implement fast addition circuits by taking advantage of the redundancy in the system. In RSBA arithmetic, a normal single binary bit is represented by two bits. For example, the binary number '1' can be represented by '10' (where the first digit is called the sign bit S and the second digit is the magnitude bit M). A base-2 system is still used, however the digits } 1 , 0 , 1 { are incorporated into the system and denoted by {1,0,1}. In the work described here, {1 ,0,1} is encoded as {00, 01, 10}
for implementation (where the string 11 is not used). Since three digits are used in a base-2 system, redundancy will occur and certain binary strings are able to be represented in more than one way. This redundancy can be used to create addition circuits that do not experience carry ripples. This paper focuses on incorporating an addition circuit based on the RSBA methodology into the FA-DFC to resolve the speed bottleneck of the adder and achieve a higher frequency resolution.
RSBA Multiplexer: Although using RSBA produces fast adders, the caveat to utilizing RSBA is that the number system should be kept consistent throughout the design. compared. We report in Table 1 and Table 2 the performance, area and power consumption for various word sizes for the adder/accumulator block. The area was taken by using the area of a standard 1X drive strength NAND2 gate. In Table 3 , we compare the report on the critical path, area and power consumption of a conventional 8:1 Multiplexer and the new RSBA 8:1 Multiplexer.
Synthesized results show that in the RSBA adder/accumulator we obtain constant speed regardless of the word size as expected due to properties of RSBA. By contrast, for the conventional adder, as word size increases, speed decreases and area and power consumption increase. Specifically for a 24-bit adder, the RSBA has a 3.7 times performance improvement over the conventional one. Even if we account for 100% wire and routing delay, we still see almost a 2.0 times improvement in performance. The improved performance does come with increase in area (2 times) and power dissipation (3.5 times). However, experimental results show that the total power dissipation of the adder only accounts for (<10%) of that of the DFC. This means replacing the conventional adder in the DFC with a RSBA-based results in an increase of only 25% of the total power consumption of the DFC. Therefore the increase in power is justified when a higher frequency resolution is desired. Note the power consumption reported by Synopsys® assumes 100% activity, which in practice will be much lower. This is confirmed by circuit-level Cadence simulation results 1.2mA for the accumulator and 13mA for the complete DFC. The increase in area is less a concern for deep sub-micron or nano-meter technology as the devices sizes become smaller.
In addition, the increase in area and power consumption in the RSBA multiplexer is negligible because the total power dissipation of the multiplexer only accounts for a small fraction of the total power dissipation of the synthesizer (<1%). 
Conclusion

